

**COM Express™**  
**PCOM-B653VGL**  
**User's Guide** Rev 2.0

Revision History

R0.1	Preliminary
R0.2	Update BIOS and Tables information
R1.0	Initial release
R2.0	Update Display and Part number

**Contents**

1	Introduction.....	11
2	Block Diagram .....	12
3	Specifications.....	13
3.1	Supported Operating Systems.....	15
3.2	Windows OS driver.....	15
3.3	Electrical Characteristics .....	16
3.4	Power sequence.....	16
3.5	Circuit protection design.....	17
3.6	Mechanical Dimensions.....	18
3.7	Module and HS weight .....	19
3.8	Environmental Specifications .....	19
3.9	Optional function rework SOP.....	20
4	Heatsink / Cooler dimensions .....	29
4.1	H/S Assembly.....	30
4.2	Packaging.....	31
4.3	Ordering Guide .....	32
5	Signal Descriptions and Pinout Tables.....	33
6	BIOS Setup Items .....	41
6.1	Entering Setup - Launch System Setup .....	42
6.2	Main.....	43
6.3	Configuration .....	45
6.4	CPU.....	46
6.5	ChipsetConfiguration.....	48
6.6	Graphics Configuration.....	49
6.7	Power Control Configuration.....	53
6.8	PCI/PCIE Configuration .....	54

6.9	LAN Configuration.....	56
6.10	SATA Configuration.....	58
6.11	USB Configuration .....	59
6.12	TPM Configuration.....	61
6.13	Super IO Configuration.....	62
6.14	H/W Monitor.....	65
6.15	Serial Port Console Redirection.....	66
6.16	Security .....	69
6.17	Boot.....	70
6.18	Save & Exit.....	72
7	BIOS Update.....	73
8	PORTWELL Software Tool.....	79
9	Industry Specifications.....	80
10	Quick Start Guide .....	81
10.1	PCOM-B653VGL Introduction .....	82
10.2	Cooler.....	84
10.3	Accessory.....	86
10.4	Assembly SOP .....	88
10.5	Power ON.....	91
10.6	Debug message .....	93

## List of Tables

<b>Table 1 PCOM-B653VGL Specifications .....</b>	<b>14</b>
<b>Table 2 Supported Operating Systems .....</b>	<b>15</b>
<b>Table 3 PCOM-B653VGL Driver list.....</b>	<b>15</b>
<b>Table 4 Electrical characteristics.....</b>	<b>16</b>
<b>Table 5 Module and HS weight.....</b>	<b>19</b>
<b>Table 6 Environmental Specifications .....</b>	<b>19</b>
<b>Table 7 Packaging .....</b>	<b>31</b>
<b>Table 8 Ordering Guide - PCOM-B653VGL.....</b>	<b>32</b>
<b>Table 9 Ordering Guide - Accessory .....</b>	<b>32</b>
<b>Table 10 PCOM-B653VGL Pin-out 1-7 .....</b>	<b>34</b>
<b>Table 11 PCOM-B653VGL Pin-out 2-7 .....</b>	<b>35</b>
<b>Table 12 PCOM-B653VGL Pin-out 3-7 .....</b>	<b>36</b>
<b>Table 13 PCOM-B653VGL Pin-out 4-7 .....</b>	<b>37</b>
<b>Table 14 PCOM-B653VGL Pin-out 5-7 .....</b>	<b>38</b>
<b>Table 15 PCOM-B653VGL Pin-out 6-7 .....</b>	<b>39</b>
<b>Table 16 PCOM-B653VGL Pin-out 7-7 .....</b>	<b>40</b>
<b>Table 17 BIOS System Description.....</b>	<b>44</b>
<b>Table 18 BIOS CPU Description .....</b>	<b>47</b>
<b>Table 19 BIOS Chipset Description .....</b>	<b>48</b>
<b>Table 20 BIOS LAN Description .....</b>	<b>49</b>
<b>Table 21 BIOS eDP to LVDS Description .....</b>	<b>50</b>
<b>Table 22 BIOS OEM Description .....</b>	<b>52</b>
<b>Table 23 BIOS Power Control Description .....</b>	<b>53</b>
<b>Table 24 BIOS PCI Express Root Port Description.....</b>	<b>55</b>
<b>Table 25 BIOS LAN Description .....</b>	<b>57</b>
<b>Table 26 BIOS SATA Description.....</b>	<b>58</b>

**Table 27 BIOS USB Description ..... 60**

**Table 28 BIOS TPM Description ..... 61**

**Table 29 BIOS Super IO Description ..... 62**

**Table 30 BIOS Serial Port 1 Description ..... 63**

**Table 31 BIOS Serial Port 2 Description ..... 64**

**Table 32 BIOS Serial Port Console Description ..... 66**

**Table 33 BIOS Console Redirection Description ..... 68**

**Table 34 BIOS Security Description ..... 69**

**Table 35 BIOS Boot Description ..... 71**

**Table 36 BIOS Save & Exit Description ..... 72**

**Table 37 PCOM-B653VGL Debug message ..... 97**

## List of Figures

Figure 1 PCOM-B653VGL Block Diagram .....	12
Figure 2 Power on sequence .....	16
Figure 3 Circuit protection design.....	17
Figure 4 Mechanical Dimensions - Top & BOT & Assembly .....	18
Figure 5 Optional function rework SOP : eDP .....	23
Figure 6 Optional function rework SOP : DDI2 (HDMI) .....	28
Figure 7 Heat sink / cooler mechanical dimensions .....	29
Figure 8 H/S Assembly guide .....	30
Figure 9 AB & CD Row connector signals .....	33
Figure 10 BIOS MAIN .....	44
Figure 11 BIOS CONFIGURATION.....	45
Figure 12 BIOS CPU .....	46
Figure 13 BIOS CHIPSET .....	48
Figure 14 BIOS LAN .....	49
Figure 15 BIOS eDP-to-LVDS.....	50
Figure 16 BIOS OEM Profile.....	51
Figure 17 BIOS Power Control Configuration .....	53
Figure 18 BIOS PCI/PCIE Configuration .....	54
Figure 19 BIOS PCI Express Root Port.....	55
Figure 20 BIOS LAN Configuration .....	56
Figure 21 BIOS SATA Configuration.....	58
Figure 22 BIOS USB Configuration .....	59
Figure 23 BIOS TPM Configuration .....	61
Figure 24 BIOS Super IO Configuration .....	62
Figure 25 BIOS Serial Port 1 Configuration .....	63

Figure 26 BIOS Serial Port 2 Configuration .....	64
Figure 27 BIOS H/W MONITOR.....	65
Figure 28 BIOS Serial Port Console Redirection .....	66
Figure 29 BIOS Console Redirection Settings .....	67
Figure 30 BIOS Security .....	69
Figure 31 BIOS Boot .....	70
Figure 32 BIOS Save & Exit .....	72
Figure 33 PCOM-B653VGL - Top.....	82
Figure 34 PCOM-B653VGL - Bottom .....	83
Figure 35 Cooler - Top .....	84
Figure 36 Cooler - Bottom.....	85
Figure 37 M2.5 Female Copper pillar .....	86
Figure 38 M2.5 Male Copper pillar M2.5.....	86
Figure 39 M2.5 Screws.....	87
Figure 40 Assembly.....	88
Figure 41 Assembly Step 1 .....	89
Figure 42 Assembly Step 2 .....	90
Figure 43 PCOM-C605 +12V.....	91
Figure 44 BIOS Menu .....	92
Figure 45 PCOM-B653VGL Header .....	93

## Disclaimer

### Warranty

PORTWELL tries to procure that this user manual and our product features are correct and reliable, but in any condition, PORTWELL provides no express or implied warranty and guaranty regard to this user manual or any other product information.

PORTWELL shall not be liable for loss of revenues or profits, inconveniences, expense for substitute equipment or service, storage charges, loss or corruption of data, or any otherspecial, incidental or consequential damages caused by the use or misuse of or inability to use the PORTWELL products, regardless of the legal theory on which the claim is based, and even if PORTWELL as been advisedof the possibility of such damages.

The information contained within this user manual, including but not limited to any other product specification, PORTWELL reserves its right to modify them at any time without notice.

### Trademarks

All product names, logos, brands, trademarks and registered trademarks in this user's manual or the PORTWELL website are the property of their respective owners.

## Certification

PORTWELL is certified to ISO 9001:2008 standard.



## Technical Support

PORTWELL technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented.

We request that you first visit our website at <http://www.PORTWELL.com.tw/support/> for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website, you can contact our technical support department by email at [tsd@mail.PORTWELL.com.tw](mailto:tsd@mail.PORTWELL.com.tw) for further assistance.

# 1 Introduction

This PCOM-B653VGL User's Guide contains detail information of the productspecifications, features, mechanical dimensions, heat sink/cooler and BIOS Setup.

PCOM-B653VGL is designed according to COM (Computer On Module) PICMG Open Modular Computing Standards COM Express™ Specification Rev3.0 Type 6 and Compact form factor (95x95cm).

PCOM-B653VGL, a COM Express Module with Intel 8th Generation processor code name Whiskey lake U. PCOM-B653VGL is the successor of PCOM-B644VG (Intel Kabylake U platform) targeted on Ultra low power processors 15W, 1-Chip processor includes a Platform Controller Hub (PCH) on the same die and suitable for wide working temperature from 0°C to +60°C. PCOM-B653VGL supports dual channel DDR4 memory. Display interfaces are VGA, LVDS, dual DDI and DP display with 4K x 2K high resolution display.

## 2 Block Diagram




Figure 1 PCOM-B653VGL Block Diagram

### 3 Specifications

General				
Product	PCOM-B653VGL			
Form Factor	COM Express® Type 6 Compact Rev. 3.0			
Processor	Intel® Core™			Intel® Celeron®
	i7-8665UE	i5-8365UE	i3-8145UE	4305UE
Core	4	4	2	2
Freq.	1.70 GHz	1.60 GHz	2.20 GHz	2.00 GHz
Turbo	4.40 GHz	4.10 GHz	3.90 GHz	2.00 GHz
Cache	8MB	6MB	4MB	2MB
Processor Graphics	Intel® UHD Graphics 620	Intel® UHD Graphics 620	Intel® UHD Graphics 620	Intel® UHD Graphics 610
Graphics Base Frequency	300.00 MHz	300.00 MHz	300.00 MHz	300.00 MHz
Graphics Max Dynamic Frequency	1.15 GHz	1.05 GHz	1.00 GHz	1.00 GHz
HW Encoding	H.264 AVC, MPEG2, HEVC, VP8/9, JPEG			
HW Decoding	H.264 AVC, VC1, MPEG2, VP8/9, JPEG			
HW Acceleration	DX 11.3/12, OpenGL 4.5, OpenCL 2.1			
Processor TDP	15 W	15 W	15 W	15 W
BIOS	AMI BIOS			
ECC Memory Supported	No			
Memory	2x DDR4 SODIMM sockets Dual channel Up to 64GB 2400 MT/s			

I/O Interface			
SATA	2x SATA III		
USB	4x USB 3.1 Gen2 (Port 0~3) 8x USB 2.0 (Port 0~7)		
Ethernet	1 GbE (I219-LM)		
Serial I/O	GPIO	8 GPIO (4 GPI and 4 GPO)	
	I2C	Baud Rate : 400KHz	
	SMBus	Baud Rate : 100KHz	
	UART	Only RX/TX signal	
PEG	1x PCIe Gen3 x4		
PCI Express	1x PCIe Gen3 x4		
	1x PCIe Gen3 x1 1x PCIe Gen3 x1 (Option)		
Display	Default	Options	Resolution
	DDI2	VGA	VGA Up to 1920x1200 @ 60Hz
		DDI2	HDMI up to 4096x2160 @ 60Hz DP Up to 4096x2304 @ 60Hz
	LVDS	eDP	eDP Up to 4096x2304 @ 60Hz
		LVDS	LVDS Up to 1920x1200 @ 60Hz
	DDI1	DDI1	HDMI up to 4096x2160 @ 60Hz DP Up to 4096x2304 @ 60Hz
	Security	TPM 2.0 (Infineon SLB9670)	

Table 1 PCOM-B653VGL Specifications

### 3.1 Supported Operating Systems

The PCOM-B653VGL supports the following operating systems.

Vendor	Operating System	Supported
Microsoft	Windows 10 (64bit)	Yes
Linux	Ubuntu 18.04	Yes
	Fedora 31	Yes

Table 2 Supported Operating Systems

### 3.2 Windows OS driver

Please download the drivers from Portwell download center website [http://www.portwell.tw/support/download\\_center.php](http://www.portwell.tw/support/download_center.php)

Item	Driver version	Windows OS
Chipset	10.1.18019.8144	Driver_PCOM-B653VGL_chipset-10.1.18019.8144-public-mup
Graphic	100.7158	Driver_PCOM-B653VGL_igfx_win10_100.7158
Ethernet(I219-LM)	12.18.8.9	Driver_PCOM-B653VGL_I219-LM
ME_Driver	1909.12.0.1236	Driver_PCOM-B653VGL_ME_Consumer_Win10_64_1909.12.0.1236

Table 3 PCOM-B653VGL Driver list

### 3.3 Electrical Characteristics

Input voltage	+12VDC (Nominal) +6VDC ~ +18VDC (Wide range)
RTC Battery power consumption	3.2uA
Power on mode	ATX / AT

Table 4 Electrical characteristics

### 3.4 Power sequence

PCOM-B653VGL Power sequence



Figure 2 Power on sequence

### 3.5 Circuit protection design

PCOM-B653VGL has designed Schottkydiode protection on the module for Serial Port, FAN(PWMOUT & TACHIN), LID and SLEEP. Considerations must be taken while designing carrier board.

\*Note : Pull up voltage VCC is 5V.




Figure 3 Circuit protection design

### 3.6 Mechanical Dimensions




Figure 4 Mechanical Dimensions - Top & BOT & Assembly

### 3.7 Module and HS weight

Weight

Module	80.0g
Cooler (H/S+FAN)	165g
Accessory (Screws & Stand-off)	17g

Table 5 Module and AccessoryWeight

### 3.8 Environmental Specifications

Storage Temperature	0~60°C
Operation Temperature	0~60°C
Storage Humidity	0%~95%
Operation Humidity	0%~95%

Table 6 Environmental Specifications

### 3.9 Optional function rework SOP

#### 1. Optional function rework SOP : eDP

PCOM-B653VGL Default display is LVDS, rework following SOP for eDP display interface.

➤ Step 1

Remove below resistors and caps :

C329,C333,C142,C143,C144,C145,R258,R726

➤ Step 2

Add below resistors and caps :


C148,C149,R716,R717,R718,R715,R225,R727

➤ Quick Tips


Remove 8 parts (yellow color rectangle)

Add 8 parts (Red color rectangle)

Remove (top side)



Remove (bottom side)



Add (top side)




Figure 5 Optional function rework SOP : eDP

## 2. Optional function rework SOP : DDI2 (HDMI)

PCOM-B653VGL Default display is DDI2(HDMI/DP), rework following SOP for VGA display interface


### ➤ Step 1

Remove R598,R599,R614,R615,R611,Q3,R731,R730.


### ➤ Step 2

Add C172,C173,C180,C181,C195,C203,C290


Remove (Top side)



Remove (Bottom side)



Add (Top side)



Add (Bottom side)




Figure 6 Optional function rework SOP : DDI2 (HDMI)

## 4 Heatsink / Cooler dimensions




Figure 7 Heat sink / cooler mechanical dimensions

### 4.1 H/S Assembly




Figure 8 H/S Assembly guide

## 4.2 Packaging

Package	Appearance	Size
Anti-Static bubble bag		180x135mm
White Paper Box		210x151x40mm
Shipping Box (10 pcs White paper box)		595x300x195mm

Table 7 Packaging

### 4.3 Ordering Guide

#### PCOM-B653VGL

Product	Ordering P/N	Status
PCOM-B653VGL-8145UE	AB1-3K05	Available
PCOM-B653VGL-8365UE	AB1-3K04	Available
PCOM-B653VGL-8665UE	AB1-3K06	Available

Table 8 Ordering Guide - PCOM-B653VGL

#### Accessory

Product	Ordering P/N	Status
PCOM-B653VGL Cooler	B9971821	Available
PCOM-B653VGL Heat Spreader	B830A560	Available
PCOM-C605	AB1-3998	Available

Table 9 Ordering Guide - Accessory

## 5 Signal Descriptions and Pinout Tables

Below tables lists PCOM-B653VGL AB and CD Row connectors Type 6 pin name, un-connected pins are present as NC

COM Express R3.0 Type 6 PCOM-B653VGL		Functional
		Optional
		N/A
<b>Row AB</b>		
GBE0	VGA	
I2C	HD Audio	
SMBUS	LPC	
	SPI	
SATA Port 0	PCIE #0	
SATA Port 1	PCIE #1	
SATA Port 2	PCIE #2	
SATA Port 3	PCIE #3	
	PCIE #4	
	PCIE #5	
USB 2.0 Port 0	LVDS A	
USB 2.0 Port 1	LVDS B	
USB 2.0 Port 2	eDP	
USB 2.0 Port 3		
USB 2.0 Port 4		
USB 2.0 Port 5	GPI	
USB 2.0 Port 6	GPO	
USB 2.0 Port 7		
	Serial Port 0	
+5VSB	Serial Port 1	
VCC 12V		
<b>Row CD</b>		
USB 3.0 Port 0	PEG #0	
USB 3.0 Port 1	PEG #1	
USB 3.0 Port 2	PEG #2	
USB 3.0 Port 3	PEG #3	
	PEG #4	
PCIE #6	PEG #5	
PCIE #7	PEG #6	
	PEG #7	
	PEG #8	
DDI 1	PEG #9	
DDI 2	PEG #10	
DDI 3	PEG #11	
	PEG #12	
	PEG #13	
	PEG #14	
	PEG #15	
VCC 12V		

Figure 9 AB & CD Row connector signals

<b>PCOM-B653VGL-ZR0 Pin out (Original Type 6 pin definition)</b>							
<b>Pin</b>	<b>Row A</b>	<b>Pin</b>	<b>Row B</b>	<b>Pin</b>	<b>Row C</b>	<b>Pin</b>	<b>Row D</b>
<b>A1</b>	GND(FIXED)	<b>B1</b>	GND(FIXED)	<b>C1</b>	GND(FIXED)	<b>D1</b>	GND(FIXED)
<b>A2</b>	GBE0_MDI3-	<b>B2</b>	GBE0_ACT#	<b>C2</b>	GND	<b>D2</b>	GND
<b>A3</b>	GBE0_MDI3+	<b>B3</b>	LPC_FRAME#	<b>C3</b>	USB_SSRX0-	<b>D3</b>	USB_SSTX0-
<b>A4</b>	GBE0_LINK100#	<b>B4</b>	LPC_AD0	<b>C4</b>	USB_SSRX0+	<b>D4</b>	USB_SSTX0+
<b>A5</b>	GBE0_LINK1000#	<b>B5</b>	LPC_AD1	<b>C5</b>	GND	<b>D5</b>	GND
<b>A6</b>	GBE0_MDI2-	<b>B6</b>	LPC_AD2	<b>C6</b>	USB_SSRX1-	<b>D6</b>	USB_SSTX1-
<b>A7</b>	GBE0_MDI2+	<b>B7</b>	LPC_AD3	<b>C7</b>	USB_SSRX1+	<b>D7</b>	USB_SSTX1+
<b>A8</b>	GBE0_LINK#	<b>B8</b>	NC(LPC_DRQ0#)	<b>C8</b>	GND	<b>D8</b>	GND
<b>A9</b>	GBE0_MDI1-	<b>B9</b>	NC(LPC_DRQ1#)	<b>C9</b>	USB_SSRX2-	<b>D9</b>	USB_SSTX2-
<b>A10</b>	GBE0_MDI1+	<b>B10</b>	LPC_CLK	<b>C10</b>	USB_SSRX2+	<b>D10</b>	USB_SSTX2+
<b>A11</b>	GND(FIXED)	<b>B11</b>	GND(FIXED)	<b>C11</b>	GND(FIXED)	<b>D11</b>	GND(FIXED)
<b>A12</b>	GBE0_MDI0-	<b>B12</b>	PWRBTN#	<b>C12</b>	USB_SSRX3-	<b>D12</b>	USB_SSTX3-
<b>A13</b>	GBE0_MDI0+	<b>B13</b>	SMB_CK	<b>C13</b>	USB_SSRX3+	<b>D13</b>	USB_SSTX3+
<b>A14</b>	NC(GBE0_CTREF)	<b>B14</b>	SMB_DAT	<b>C14</b>	GND	<b>D14</b>	GND
<b>A15</b>	SUS_S3#	<b>B15</b>	SMB_ALERT#	<b>C15</b>	NC(DDI1_PAIR6+)	<b>D15</b>	DDI1_CTRLCLK_AUX+

Table 10 PCOM-B653VGL Pin-out 1-7

<b>A16</b>	SATA0_TX+	<b>B16</b>	SATA1_TX+	<b>C16</b>	NC(DDI1_PAIR6-)	<b>D16</b>	DDI1_CTRLCLK_AUX-
<b>A17</b>	SATA0_TX-	<b>B17</b>	SATA1_TX-	<b>C17</b>	NC(RSVD15)	<b>D17</b>	NC(RSVD15)
<b>A18</b>	SUS_S4#	<b>B18</b>	SUS_SATA	<b>C18</b>	NC(RSVD15)	<b>D18</b>	NC(RSVD15_)
<b>A19</b>	SATA0_RX+	<b>B19</b>	SATA1_RX	<b>C19</b>	NC(PCIE_RX6+)	<b>D19</b>	NC(PCIE_TX6+)
<b>A20</b>	SATA0_RX-	<b>B20</b>	SATA1_RX	<b>C20</b>	NC(PCIE_RX6-)	<b>D20</b>	NC(PCIE_TX6)-
<b>A21</b>	GND(FIXED)	<b>B21</b>	GND(FIXED)	<b>C21</b>	GND(FIXED)	<b>D21</b>	GND(FIXED)
<b>A22</b>	NC(SATA2_TX+)	<b>B22</b>	NC(SATA3_TX+)	<b>C22</b>	NC(PCIE_RX7+)	<b>D22</b>	NC(PCIE_TX7+)
<b>A23</b>	NC(SATA2_TX-)	<b>B23</b>	NC(SATA3_TX-)	<b>C23</b>	NC(PCIE_RX7-)	<b>D23</b>	NC(PCIE_TX7-)
<b>A24</b>	SUS_S5#	<b>B24</b>	PWR_OK	<b>C24</b>	DDI1_HPD	<b>D24</b>	NC(RSVD20)
<b>A25</b>	NC(SATA2_RX+)	<b>B25</b>	NC(SATA3_RX+)	<b>C25</b>	NC(DDI1_PAIR4+)	<b>D25</b>	NC(RSVD21)
<b>A26</b>	NC(SATA2_RX-)	<b>B26</b>	NC(SATA3_RX-)	<b>C26</b>	NC(DDI1_PAIR4-)	<b>D26</b>	NC(DDI1_PAIR0+)
<b>A27</b>	BATLOW#	<b>B27</b>	WDT	<b>C27</b>	NC(RSVD15)	<b>D27</b>	NC(DDI1_PAIR0)-
<b>A28</b>	(S)ATA_ACT#	<b>B28</b>	NC(PCH_HDA_SDI1)	<b>C28</b>	NC(RSVD15)	<b>D28</b>	NC(RSVD21)
<b>A29</b>	AC/HDA_SYNC	<b>B29</b>	AC/HDA_SDIN1	<b>C29</b>	NC(DDI1_PAIR5+)	<b>D29</b>	DPB_TXP1
<b>A30</b>	AC/HDA_RST#	<b>B30</b>	AC/HDA_SDIN0	<b>C30</b>	NC(DDI1_PAIR5-)	<b>D30</b>	DPB_TXN1

Table 11 PCOM-B653VGL Pin-out 2-7

<b>A31</b>	GND(FIXED)	<b>B31</b>	GND(FIXED)	<b>C31</b>	GND(FIXED)	<b>D31</b>	GND(FIXED)
<b>A32</b>	AC/HDA_BITCLK	<b>B32</b>	SPKR	<b>C32</b>	DDI2_CTRLCLK_AUX+	<b>D32</b>	DDI1_PAIR2+
<b>A33</b>	AC/HDA_SDOUT	<b>B33</b>	I2C_CK	<b>C33</b>	DDI2_CTRLCLK_AUX-	<b>D33</b>	DDI1_PAIR2-
<b>A34</b>	BIOS_DIS0#	<b>B34</b>	I2C_DAT	<b>C34</b>	DDI2_DDC_AUX_SEL	<b>D34</b>	DDI1_DDC_AUX_SEL
<b>A35</b>	THRMTRIP#	<b>B35</b>	THRM#	<b>C35</b>	NC(RSVD15)	<b>D35</b>	NC(RSVD15)
<b>A36</b>	USB6-	<b>B36</b>	USB7-	<b>C36</b>	NC(DDI3_CTRLCLK_AUX+)	<b>D36</b>	DDI1_PAIR3+
<b>A37</b>	USB6+	<b>B37</b>	USB7+	<b>C37</b>	NC(DDI3_CTRLCLK_AUX-)	<b>D37</b>	DDI1_PAIR3-
<b>A38</b>	USB_6_7_OC#	<b>B38</b>	USB_4_5_OC#	<b>C38</b>	NC(DDI3_DDC_AUX_SEL)	<b>D38</b>	NC(RSVD15)
<b>A39</b>	USB4-	<b>B39</b>	USB5-	<b>C39</b>	NC(DDI3_PAIR0+)	<b>D39</b>	DDI2_PAIR0+
<b>A40</b>	USB4+	<b>B40</b>	USB5+	<b>C40</b>	NC(DDI3_PAIR0-)	<b>D40</b>	DDI2_PAIR0-
<b>A41</b>	GND(FIXED)	<b>B41</b>	GND(FIXED)	<b>C41</b>	GND(FIXED)	<b>D41</b>	GND(FIXED)
<b>A42</b>	USB2-	<b>B42</b>	USB3-	<b>C42</b>	NC(DDI3_PAIR1+)	<b>D42</b>	DDI2_PAIR1+
<b>A43</b>	USB2+	<b>B43</b>	USB3+	<b>C43</b>	NC(DDI3_PAIR1-)	<b>D43</b>	DDI2_PAIR1-
<b>A44</b>	USB_2_3_OC#	<b>B44</b>	USB_0_1_OC#	<b>C44</b>	NC(DDI3_HPD)	<b>D44</b>	DDI2_HPD
<b>A45</b>	USB0-	<b>B45</b>	USB1-	<b>C45</b>	NC(RSVD15)	<b>D45</b>	NC(RSVD15)

Table 12 PCOM-B653VGL Pin-out 3-7

<b>A46</b>	USB0+	<b>B46</b>	USB1+	<b>C46</b>	NC(DDI3_PAIR2+)	<b>D46</b>	DDI2_PAIR2+
<b>A47</b>	VCC_RTC	<b>B47</b>	EXCD1_PERST#	<b>C47</b>	NC(DDI3_PAIR2-)	<b>D47</b>	DDI2_PAIR2-
<b>A48</b>	EXCD0_PERST#	<b>B48</b>	EXCD1_CPPE#	<b>C48</b>	NC(RSVD15)	<b>D48</b>	NC(RSVD15)
<b>A49</b>	NC(EXCD0_CPPE#)	<b>B49</b>	SYS_RESET#	<b>C49</b>	NC(DDI3_PAIR3+)	<b>D49</b>	DDI2_PAIR3+
<b>A50</b>	LPC_SERIRQ	<b>B50</b>	CB_RESET#	<b>C50</b>	NC(DDI3_PAIR3-)	<b>D50</b>	DDI2_PAIR3-
<b>A51</b>	GND(FIXED)	<b>B51</b>	GND(FIXED)	<b>C51</b>	GND(FIXED)	<b>D51</b>	GND(FIXED)
<b>A52</b>	PCIE_TX5+	<b>B52</b>	PCIE_RX5+	<b>C52</b>	PEG_RX0+	<b>D52</b>	PEG_TX0+
<b>A53</b>	PCIE_TX5-	<b>B53</b>	PCIE_RX5-	<b>C53</b>	PEG_RX0-	<b>D53</b>	PEG_TX0-
<b>A54</b>	GP10	<b>B54</b>	GPO1	<b>C54</b>	NC(TYPE0#)	<b>D54</b>	PEG_LANE_RV#
<b>A55</b>	PCIE_TX4+	<b>B55</b>	PCIE_RX4+	<b>C55</b>	PEG_RX1+	<b>D55</b>	PEG_TX1+
<b>A56</b>	PCIE_TX4-	<b>B56</b>	PCIE_RX4-	<b>C56</b>	PEG_RX1-	<b>D56</b>	PEG_TX1-
<b>A57</b>	GND	<b>B57</b>	GPO2	<b>C57</b>	NC(TYPE1#)	<b>D57</b>	TYPE2#
<b>A58</b>	PCIE_TX3+	<b>B58</b>	PCIE_RX3+	<b>C58</b>	PEG_RX2+	<b>D58</b>	PEG_TX2+
<b>A59</b>	PCIE_TX3-	<b>B59</b>	PCIE_RX3-	<b>C59</b>	PEG_RX2-	<b>D59</b>	PEG_TX2-
<b>A60</b>	GND(FIXED)	<b>B60</b>	GND(FIXED)	<b>C60</b>	GND(FIXED)	<b>D60</b>	GND(FIXED)

Table 13 PCOM-B653VGL Pin-out 4-7

<b>A61</b>	PCIE_TX2+	<b>B61</b>	PCIE_RX2+	<b>C61</b>	PCIE_RX12+	<b>D61</b>	PCIE_TX12+
<b>A62</b>	PCIE_TX2-	<b>B62</b>	PCIE_RX2-	<b>C62</b>	PCIE_RX12-	<b>D62</b>	PCIE_TX12-
<b>A63</b>	GPI1	<b>B63</b>	GPO3	<b>C63</b>	NC(RSVD15)	<b>D63</b>	NC(RSVD15)
<b>A64</b>	PCIE_TX1+	<b>B64</b>	PCIE_RX1+	<b>C64</b>	NC(RSVD15)	<b>D64</b>	NC(RSVD15)
<b>A65</b>	PCIE_TX1-	<b>B65</b>	PCIE_RX1-	<b>C65</b>	NC(PEG_RX4+)	<b>D65</b>	NC(PEG_TX4+)
<b>A66</b>	GND	<b>B66</b>	WAKE0#	<b>C66</b>	NC(PEG_RX4-)	<b>D66</b>	NC(PEG_TX4-)
<b>A67</b>	GPI2	<b>B67</b>	N/A(WAKE1#)	<b>C67</b>	NC(RSVD15)	<b>D67</b>	GND
<b>A68</b>	PCIE_TX0+	<b>B68</b>	PCIE_RX0+	<b>C68</b>	NC(PEG_RX5+)	<b>D68</b>	NC(PEG_TX5+)
<b>A69</b>	PCIE_TX0-	<b>B69</b>	PCIE_RX0-	<b>C69</b>	NC(PEG_RX5-)	<b>D69</b>	NC(PEG_TX5-)
<b>A70</b>	GND(FIXED)	<b>B70</b>	GND(FIXED)	<b>C70</b>	GND(FIXED)	<b>D70</b>	GND(FIXED)
<b>A71</b>	LVDS_A0+ / eDP_TX2+	<b>B71</b>	LVDS_B0+	<b>C71</b>	NC(PEG_RX6+)	<b>D71</b>	NC(PEG_TX6+)
<b>A72</b>	LVDS_A0- / eDP_TX2-	<b>B72</b>	LVDS_B0-	<b>C72</b>	NC(PEG_RX6-)	<b>D72</b>	NC(PEG_TX6-)
<b>A73</b>	LVDS_A1+ / eDP_TX1+	<b>B73</b>	LVDS_B1+	<b>C73</b>	GND	<b>D73</b>	GND
<b>A74</b>	LVDS_A1- / eDP_TX1-	<b>B74</b>	LVDS_B1-	<b>C74</b>	NC(PEG_RX7+)	<b>D74</b>	NC(PEG_TX7+)
<b>A75</b>	LVDS_A2+ / eDP_TX0+	<b>B75</b>	LVDS_B2+	<b>C75</b>	NC(PEG_RX7-)	<b>D75</b>	NC(PEG_TX7-)

Table 14 PCOM-B653VGL Pin-out 5-7

<b>A76</b>	LVDS_A2- / eDP_TX0-	<b>B76</b>	LVDS_B2-	<b>C76</b>	GND	<b>D76</b>	GND
<b>A77</b>	LVDS_VDD_EN / eDP_VDD_EN	<b>B77</b>	LVDS_B3+	<b>C77</b>	NC(RSVD)	<b>D77</b>	D77(RSVD)
<b>A78</b>	LVDS_A3+	<b>B78</b>	LVDS_B3-	<b>C78</b>	NC(PEG_RX8+)	<b>D78</b>	NC(PEG_TX8+)
<b>A79</b>	LVDS_A3-	<b>B79</b>	LVDS_BKLT_EN / eDP_BKLT_EN	<b>C79</b>	NCPEG_RX8-)	<b>D79</b>	NC(PEG_TX8-)
<b>A80</b>	GND(FIXED)	<b>B80</b>	GND(FIXED)	<b>C80</b>	GND(FIXED)	<b>D80</b>	GND(FIXED)
<b>A81</b>	LVDS_A_CK+ / eDP_TX3+	<b>B81</b>	LVDS_B_CK+	<b>C81</b>	NC(PEG_RX9+)	<b>D81</b>	NC(PEG_TX9+)
<b>A82</b>	LVDS_A_CK- / eDP_TX3-	<b>B82</b>	LVDS_B_CK-	<b>C82</b>	NC(PEG_RX9-)	<b>D82</b>	NC(PEG_TX9-)
<b>A83</b>	LVDS_I2C_CK / eDP_AUX+	<b>B83</b>	LVDS_BKLT_CTRL / eDP_BKLT_CTRL	<b>C83</b>	NC(RSVD)	<b>D83</b>	NC(RSVD)
<b>A84</b>	LVDS_I2C_DAT / eDP_AUX-	<b>B84</b>	VCC_5V_SBY	<b>C84</b>	GND	<b>D84</b>	GND
<b>A85</b>	GPI3	<b>B85</b>	VCC_5V_SBY	<b>C85</b>	NC(PEG_RX10+)	<b>D85</b>	NC(PEG_TX10+)
<b>A86</b>	NC(RSVD15)	<b>B86</b>	VCC_5V_SBY	<b>C86</b>	NC(PEG_RX10-)	<b>D86</b>	NC(PEG_TX10-)
<b>A87</b>	eDP_HDP	<b>B87</b>	VCC_5V_SBY	<b>C87</b>	GND	<b>D87</b>	GND
<b>A88</b>	PCIE_CLK_REF+	<b>B88</b>	BIOS_DIS1#	<b>C88</b>	NC(PEG_RX11+)	<b>D88</b>	NC(PEG_TX11+)
<b>A89</b>	PCIE_CLK_REF-	<b>B89</b>	VGA_RED	<b>C89</b>	NC(PEG_RX11-)	<b>D89</b>	NC(PEG_TX11-)
<b>A90</b>	GND(FIXED)	<b>B90</b>	GND(FIXED)	<b>C90</b>	GND(FIXED)	<b>D90</b>	GND(FIXED)

Table 15 PCOM-B653VGL Pin-out 6-7

<b>A91</b>	SPI_POWER	<b>B91</b>	VGA_GRN	<b>C91</b>	NC(PEG_RX12+)	<b>D91</b>	NC(PEG_TX12+)
<b>A92</b>	SPI_MISO	<b>B92</b>	VGA_BLU	<b>C92</b>	NC(PEG_RX12-)	<b>D92</b>	NC(PEG_TX12-)
<b>A93</b>	GPO0	<b>B93</b>	VGA_HSYNC	<b>C93</b>	GND	<b>D93</b>	GND
<b>A94</b>	SPI_CLK	<b>B94</b>	VGA_VSYNC	<b>C94</b>	NC(PEG_RX13+)	<b>D94</b>	NC(PEG_TX13+)
<b>A95</b>	SPI_MOSI	<b>B95</b>	VGA_I2C_CK	<b>C95</b>	NC(PEG_RX13-)	<b>D95</b>	NC(PEG_TX13-)
<b>A96</b>	NC(TPM_PP)	<b>B96</b>	VGA_I2C_DAT	<b>C96</b>	GND	<b>D96</b>	GND
<b>A97</b>	NC(TYPE10#)	<b>B97</b>	SPI_CS#	<b>C97</b>	NC(RSVD17)	<b>D97</b>	NC(RSVD)
<b>A98</b>	SER0_TX	<b>B98</b>	RSVD15	<b>C98</b>	NC(PEG_RX14+)	<b>D98</b>	NC(PEG_TX14+)
<b>A99</b>	SER0_RX	<b>B99</b>	RSVD15	<b>C99</b>	NC(PEG_RX14-)	<b>D99</b>	NC(PEG_TX14-)
<b>A100</b>	GND(FIXED)	<b>B100</b>	GND(FIXED)	<b>C100</b>	GND(FIXED)	<b>D100</b>	GND(FIXED)
<b>A101</b>	SER1_TX	<b>B101</b>	FAN_PWNOUT	<b>C101</b>	NC(PEG_RX15+)	<b>D101</b>	NC(PEG_TX15+)
<b>A102</b>	SER1_RX	<b>B102</b>	FAN_TACHIN	<b>C102</b>	NC(PEG_RX15-)	<b>D102</b>	NC(PEG_TX15-)
<b>A103</b>	LID#	<b>B103</b>	SLEEP#	<b>C103</b>	GND	<b>D103</b>	GND
<b>A104</b>	VCC_12V	<b>B104</b>	VCC_12V	<b>C104</b>	VCC_12V	<b>D104</b>	VCC_12V
<b>A105</b>	VCC_12V	<b>B105</b>	VCC_12V	<b>C105</b>	VCC_12V	<b>D105</b>	VCC_12V
<b>A106</b>	VCC_12V	<b>B106</b>	VCC_12V	<b>C106</b>	VCC_12V	<b>D106</b>	VCC_12V
<b>A107</b>	VCC_12V	<b>B107</b>	VCC_12V	<b>C107</b>	VCC_12V	<b>D107</b>	VCC_12V
<b>A108</b>	VCC_12V	<b>B108</b>	VCC_12V	<b>C108</b>	VCC_12V	<b>D108</b>	VCC_12V
<b>A109</b>	VCC_12V	<b>B109</b>	VCC_12V	<b>C109</b>	VCC_12V	<b>D109</b>	VCC_12V
<b>A110</b>	GND(FIXED)	<b>B110</b>	GND(FIXED)	<b>C110</b>	GND(FIXED)	<b>D110</b>	GND(FIXED)

Table 16 PCOM-B653VGL Pin-out 7-7

## 6 BIOS Setup Items

PCOM-B653VGL is equipped with the AMI BIOS stored in Flash ROM. These BIOS has a built-in Setup program that allows users to modify the basic system configuration easily. This type of information is stored in CMOS RAM so that it is retained during power-off periods. When system is turned on, PCOM-B653VGL communicates with peripheral devices and checks its hardware resources against the configuration information stored in the CMOS memory. If any error is detected, or the CMOS parameters need to be initially defined, the diagnostic program will prompt the user to enter the SETUP program. Some errors are significant enough to abort the start up.

## 6.1 Entering Setup - Launch System Setup


Power on the computer and the system will start POST (Power On Self Test) process. When the message below appears on the screen, press <Del> key will enter BIOS setup screen.

### Press <Del> to enter SETUP

If the message disappears before responding and still wish to enter Setup, please restart the system by turning it OFF and On or pressing the RESET button. It can be also restarted by pressing <Ctrl>, <Alt>, and <Delete> keys on keyboard simultaneously.

### Press <F1> to Run General Help or Resume

The BIOS setup program provides a General Help screen. The menu can be easily called up from any menu by pressing <F1>. The Help screen lists all the possible keys to use and the selections for the highlighted item. Press <Esc> to exit the Help screen.



## 6.2 Main

Use this menu for basic system configurations, such as time, date etc.

```
Aptio Setup Utility - Copyright (C) 2020 American Megatrends, Inc.
Main Configuration Security Boot Save & Exit

Project Name                PCOM-B653VGL
BIOS Version & Build Date   0.0.11 (01/07/2020 14:06:37)
EC Version & Build Date     91128T00 (11/28/2019)
Access Level                Administrator

Processor Information
Name                        WhiskeyLake ULT
Type                        Intel(R) Core(TM) i5-8365UE CPU @ 1.60GHz
Speed                       1800 MHz
ID                           0x806EC
Stepping                    V0
Package                      BGA1528
Number of Processors        4Core(s) / 8Thread(s)
Microcode Revision          BC
GT Info                      GT2 (0x3EA0)

IGFX VBIOS Version          N/A
IGFX GOP Version             9.0.1087
Memory RC Version            0.7.1.108
Total Memory                 8192 MB
Memory Frequency             2400 MHz
Channel 0 Slot 0             Populated & Enabled
    Size                      8192 MB (DDR4)
Channel 1 Slot 0             Not Populated / Disabled
```




Figure 10 BIOS MAIN

Feature	Description	Options
<b>System Date</b>	The date format is <Day>, <Month><Date><Year>. Use [ + ] or [ - ] to configure system Date.	
<b>System Time</b>	The time format is <Hour><Minute><Second>. Use [ + ] or [ - ] to configure system Time.	

Table 17 BIOS System Description

## 6.3 Configuration

Use this menu to set up the items of special enhanced features.




Figure 11 BIOS CONFIGURATION

## 6.4 CPU

### CPU Configuration Parameters




Figure 12 BIOS CPU

Feature	Description	Options
Active Processor Cores	Number of cores to enable in each processor package.	★All, 1, 2, 3,
Hyper-Threading	Enabled or Disabled Hyper-Threading Technology.	★Enabled, Disabled
Boot performance mode	Select the performance state that the BIOS will set starting from reset vector.	★Max Non-Turbo Performance, Turbo Performance, Max Battery ,
Intel (VMX) Virtualization Technology	When enabled, a VMM can utilize the additional hardware capabilities provided by Vander pool Technology.	★Enabled, Disabled
Intel® Speed Step™	Allows more than two frequency ranges to be supported.	★Enabled, Disabled
Intel® Speed Shift Technology	Enable/Disable Intel® Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states	★Enabled, Disabled
Turbo Mode	Enable/Disable processor Turbo Mode (requires Intel Speed Step or Intel Speed Shift to be available and enabled)	★Enabled, Disabled
C states	Enable/disable CPU Power Management. Allows CPU to go to C states It's not 100% utilized	★Disabled, Enabled
C states[Enabled]		
Enhanced C-states	Enable/Disable C1E.When enabled, CPU will switch to minimum speed when all cores enter C-state	★Disabled, Enabled
C-State Auto Demotion	Configure C-State Auto Demotion	★Disable, C1 ,C3 ,C1 and C3
C-State Un-demotion	Configure C-State Un-demotion	★Disable, C1 ,C3,C1 and C3
Package C State Demotion	Package C-State Demotion	★Disabled, Enabled
Package C State Un-demotion	Package C-State Un-demotion	★Disabled, Enabled
CState Pre-Wake	Disable – Sets bit 30 of POWER_CTL MSR(0x1FC) to 1 to disable the Cstate Pre-Wake	★Disabled, Enabled
IO MWAIT Redirection	When set, will map IO_read instructions sent to IO registers PMG_IO_BASE_ADDRBASE+offset to MWAIT(offset)	★Disabled, Enabled
Package C State Limit	Maximum Package C State Limit Setting. Cpu Default: Leaves to Factory default value. Auto: Initializes to deepest available Package C States Limit	★Auto,C0/C1,C2,C3,C6,C7, C7S,C8,C9,C10,Cpu Default,

Table 18 BIOS CPU Description

## 6.5 ChipsetConfiguration

Configuration Chipset feature




Figure 13 BIOS CHIPSET

Feature	Description	Options
VT-d	VT-d Capability	★Enabled ,Disabled
Above 4GB MMIO BIOS assignment	Enable/Disable above 4GB MemoryMappedIO BIOS assignment This is enabled automatically when Aperture Size is set to 2048MB	★Disabled, Enabled
HD Audio	Control Detection of the HD-Audio device. Disabled= HAD will be unconditionally disabled Enabled= HAD will be unconditionally enabled.	★Enabled ,Disabled
Port 80h Redirection	Control where the Port 80h cycles are sent	★LPC Bus, PCIE Bus

Table 19 BIOS Chipset Description

## 6.6 Graphics Configuration

### Configuration Graphics Settings




Figure 14 BIOS LAN

Feature	Description	Options
Primary Display	Select which of IGFX/PEG/PCI Graphics device should be Primary Display Or select SG for Switchable Gfx.	★Auto, IGFX, PEG, PCIE
Internal Graphics	Keep IGFX enable based on the setup options.	★Auto, Disable, Enable
DVMT Pre-Allocated	Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device.	★32M,0M,64M,4M,8M,12M,16M,20M,24M, 28M,32M/F7,36M,40M,44M,48M,52M,56M, 60M
DVMT Total Gfx Mem	Select DVMT5.0 Total Graphic Memory size used by the Internal Graphics Device	★256M, 128M, MAX

Table 20BIOS LAN Description

**eDP-to-LVDS configuration**

eDP-to-LVDS(PTN3460)




Figure 15 BIOS eDP-to-LVDS

Feature	Description	Options
Panel Profile	Select Panel Profile for current use.	★1024x768,640x480,800x480,800x600,1280x800 1280x1024,1366x768,1440x900,1920x1080,OEM Profile
Color depth and data format	Select Color depth and data format	★VESA and JEIDA 18 bpp, VESA 24 bpp, JEIDA 24 bpp
Channel Mode	Select LVDS Channel Mode	★Single Channel, Dual Channel
Clock Mode	Select clock output for LVDS.	★Even Bus, Odd Bus, Both Buses

Table 21BIOS eDP to LVDS Description

**OEM Profile**

## PANEL 1 Help




Figure 16 BIOS OEM Profile

Feature	Description	Options
Color depth and data format	Select Color depth and data format	★VESA and JEIDA 18 bpp, VESA 24 bpp, JEIDA 24 bpp
Channel Mode	Select LVDS Channel Mode	★Single Channel, Dual Channel
Clock Mode	Select clock output for LVDS.	★Even Bus, Odd Bus, Both Buses
Pixel Clock	Pixel Clock(10Khz)	★2500
H Active Pixels	H Active Pixels (Pixel)	★640
H Blank Pixels	H Blank Pixels (Pixel)	★160
H Offset Pixels	H Offset Pixels (Pixel)	★16
H Width Pixels	H Width Pixels (Pixel)	★96
V Active Lines	V Active Lines (Line)	★480
V Blank Lines	V Blank Lines (Line)	★45
V Offset Lines	V Offset Lines (Line)	★10
V Width Lines	V Width Lines (Line)	★2
H&V sync Signal Polarity	Flag: 0x1E Signal Polarity is Postive 0x18 Signal Polarity is Non-Postive	★Postive, Non-Postive

Table 22 BIOS OEM Description

## 6.7 Power Control Configuration

### System Power Control Configuration Parameters




Figure 17 BIOS Power Control Configuration

Feature	Description	Options
<b>Enable Hibernation</b>	Enables or Disables System ability to Hibernate (OS/S4 Sleep State). This option may be not effective with some operation systems.	★Enabled ,Disabled
<b>ACPI Sleep State</b>	Select the highest ACPI sleep state the system will enter when the SUSPEND button is pressed.	★S3 (Suspend to RAM) ,Suspend Disabled
<b>Power Loss Function</b>	Control SIO Power Loss Function, ON is always ON, OFF is always OFF, Last state will depends on last power state.	★Always OFF, Always ON, Last State
<b>Wake System from S5 via RTC</b>	Enable or disable System wake on alarm event. When enabled, System will wake on the hr::min::sec Specified/programmed by the Tools from OS	★Disabled, Enabled

Table 23 BIOS Power Control Description

## 6.8 PCI/PCIE Configuration

### PCI/PCI Express Settings




Figure 18 BIOS PCI/PCIE Configuration

PCI Express Root Port5/6/7/8/10/13




Figure 19 BIOS PCI Express Root Port

Feature	Description	Options
<b>PCI Express Root Port 5/6/7/8/10/13</b>	Control the PCI Express Root Port.	★Enabled , Disabled
<b>ASPM 5/6/7/8/10/13</b>	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO-BIOS auto configure DISABLE – Disables ASPM	★Disabled, L0s, L1, L0sL1, Auto
<b>PCIe Speed</b>	Configure PCIe Speed.	★Auto, Gen1, Gen2, Gen3

Table 24BIOS PCI Express Root Port Description

## 6.9 LAN Configuration

Configuration On Board LAN device.




Figure 20 BIOS LAN Configuration

Feature	Description	Options
PCH LAN Controller	Enable/Disable onboard NIC	★Enabled , Disabled
Wake on LAN Enable	Enable/Disable integrated LAN to wake the system.	★Enabled , Disabled
Launch UEFI PXE ROM	Enable/Disable UEFI Network Stack	★Disabled, Enabled
Launch UEFI PXE ROM[Enable]		
Ipv4 PXE Support	Enable/Disable Ipv4 PXE boot support. If disable, IPv4 PXE boot support will not be available.	★Enabled, Disabled
Ipv4 HTTP Support	Enable/Disable Ipv4 HTTP boot support. If disable, IPv4 HTTP boot support will not be available.	★Enabled, Disabled
Ipv6 PXE Support	Enable/Disable Ipv6 PXE boot support. If disable, IPv6 PXE boot support will not be available.	★Enabled, Disabled
Ipv6 HTTP Support	Enable/Disable Ipv6 HTTP boot support. If disable, IPv6 HTTP boot support will not be available.	★Enabled, Disabled
IPSEC Certificate	Support to Enable/Disable IPSEC certificate for Ikev	★Enabled, Disabled
PXE boot wait time	Wait time in seconds to press ESC key to abort the PXE boot. Use either +/- or numeric keys to set the values	★0
Media detect count	Number of times the presence of media will be checked. Use either +/- or numeric keys to set the values.	★1

Table 25 BIOS LAN Description

## 6.10 SATA Configuration

### SATA Device Options Settings




Figure 21 BIOS SATA Configuration

Feature	Description	Options
SATA Controller(s)	Enable/Disable SATA Device	★ Enabled , Disabled
SATA Mode Selection	Determines how SATA controller(s) operate.	★ AHCI,RAID
SATA Controller Speed	Indicates the maximum speed the SATA controller can support	★ Default,Gen1,Gen2,Gen3
Serial ATA Port 0/1		
Port 0/1	Enable or Disable SATA Port	★ Enabled ,Disabled
Hot Plug	Designates this port as Hot Pluggable	★ Disabled, Enabled
SATA Device Type	Identify the SATA port is connected to Solid State Drive or Hard Disk Drive	★ Hard Disk Drive, Solid State Drive

Table 26 BIOS SATA Description

## 6.11 USB Configuration

### USB Configuration Parameters

```

Aptio Setup Utility - Copyright (C) 2020 American Megatrends, Inc.
Configuration
USB Configuration
USB Controllers:
  1 XHCI
USB Devices:
  1 Drive, 1 Keyboard

USB SS Physical Connector #0      [Enabled]
USB SS Physical Connector #1      [Enabled]
USB SS Physical Connector #2      [Enabled]
USB SS Physical Connector #3      [Enabled]
USB HS Physical Connector #0      [Enabled]
USB HS Physical Connector #1      [Enabled]
USB HS Physical Connector #2      [Enabled]
USB HS Physical Connector #3      [Enabled]
USB HS Physical Connector #4      [Enabled]
USB HS Physical Connector #5      [Enabled]
USB HS Physical Connector #6      [Enabled]
USB HS Physical Connector #7      [Enabled]

Legacy USB Support                [Enabled]
XHCI Hand-off                     [Enabled]
USB Mass Storage Driver Support    [Enabled]

Enable/Disable this USB Physical
Connector (physical port).  Once
disabled, any USB devices plug into the
connector will not be detected by BIOS
or OS.

**: Select Screen
↑↓: Select Item
Enter: Select
+/-: Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults

```

Figure 22 BIOS USB Configuration

Feature	Description	Options
USB SS/HS Physical Connector #0~7	Enable/Disable this USB Physical Connector (physical port). Once disable, any USB devices plug into the connector will not be detected by BIOS or OS.	★Enabled , Disabled
Legacy USB Support	Enables Legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI application	★Enabled , Disabled, Auto
XHCI Hand-off	This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver	★Enabled , Disabled
USB Mass Storage Driver Support	Enable/Disable USB Mass Storage Driver Support	★Enabled , Disabled

Table 27BIOS USB Description

## 6.12 TPM Configuration

### Trusted Computing Setting



Figure 23 BIOS TPM Configuration

Feature	Description	Options
<b>Security Device Support</b>	Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A Interface will not be available.	★Disabled, Enabled

Table 28 BIOS TPM Description

## 6.13 Super IO Configuration

System Super IO Chip Parameters.




Figure 24 BIOS Super IO Configuration

Feature	Description	Options
Watch Dog Timer	Enable/Disable Watch Dog Timer	★Disabled, Enabled
Watch Dog Timer[Enable]		
Timer Unit	Select Timer count unit of WDT	★Second, Minute
Timer value	Set WDT Timer value seconds/minutes	★20

Table 29 BIOS Super IO Description

**Serial Port 1 Configuration**

Set Parameters of Serial Port 1 (COM A)




Figure 25 BIOS Serial Port 1 Configuration

Feature	Description	Options
Module Serial Port 1	Enable or Disable Serial Port (COM)	★Enabled, Disabled
Change Settings	Select an optimal settings for Super IO Device	★Auto ,IO=3F8h; IRQ=4, IO=3F8h; IRQ=3,4,5,6,7,9,10,11,12 IO=2F8h; IRQ=3,4,5,6,7,9,10,11,12 IO=3E8h; IRQ=3,4,5,6,7,9,10,11,12 IO=2E8h; IRQ=3,4,5,6,7,9,10,11,12

Table 30 BIOS Serial Port 1 Description

**Serial Port 2 Configuration**

Set Parameters of Serial Port 2 (COM B)




Figure 26 BIOS Serial Port 2 Configuration

Feature	Description	Options
Serial Port	Enable or Disable Serial Port (COM)	★Enabled, Disabled
Change Settings	Select an optimal settings for Super IO Device	★Auto, IO=3E8h; IRQ=3, IO=3F8h; IRQ=3,4,5,6,7,9,10,11,12 IO=2F8h; IRQ=3,4,5,6,7,9,10,11,12 IO=3E8h; IRQ=3,4,5,6,7,9,10,11,12 IO=2E8h; IRQ=3,4,5,6,7,9,10,11,12

Table 31 BIOS Serial Port 2 Description

## 6.14 H/W Monitor

Monitor hardware status




Figure 27 BIOS H/W MONITOR

## 6.15 Serial Port Console Redirection

### Serial Port Console Redirection




Figure 28 BIOS Serial Port Console Redirection

Feature	Description	Options
Console Redirection	Console Redirection Enable or Disable	★ Disabled, Enabled

Table 32 BIOS Serial Port Console Description

**Console Redirection Settings**




Figure 29 BIOS Console Redirection Settings

Feature	Description	Options
Terminal Type	Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.	★ANSI, VT100, VT100+, VT-UTF8
Bits per second	Select Serial port transmission speed. The speed must be matched on other side. Long or noisy lines may require lower speeds.	★115200, 9600, 19200, 38400, 57600
Data Bits	Data Bits	★8, 7
Parity	A parity bit can be sent with the data bits to detect some transmission errors. Even: parity bit is 0 if the num of 1's in the data bits is even. Odd: parity bit is 0 if num of 1's in the data bits is odd. Mark: parity bit is always 1. Space parity bit is always 0. Mark and Space Parity do not allow for error detection. They can be used as an additional data bit.	★None, Even, Odd, Mark, Space
Stop Bits	Stop bits indicate the end of a serial data packet. (A start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 1 stop bit.	★1,2
Flow Control	Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals.	★None, Hardware RTS/CTS
VT-UTFB Combo Key Support	Enable VT-UTF8 Combination Key Support for ANSI/VT100 terminals	★Enabled, Disabled
Recorder Mode	With this mode enabled only text will be sent. This is to capture Terminal data.	★Disabled, Enabled
Resolution 100x31	Enables or disables extended terminal resolution	★Disabled, Enabled
Putty KeyPad	Select FunctionKey and KeyPad on Putty	★VT100, LINUX,XTERMR6, SCO,ESCN,VT400

Table 33BIOS Console Redirection Description

## 6.16 Security




Figure 30 BIOS Security

Feature	Description	Options
Password Check Mode	[Setup] check password when enter setup screen. [Power on] check password on every time system power on.	★ Setup, Power on
Administrator Password	Set Administrator Password	

Table 34 BIOS Security Description

## 6.17 Boot



Figure 31 BIOS Boot

Feature	Description	Options
Setup Prompt Timeout	Number of seconds to wait for setup activation key. 65535(0xFFFF) means indefinite waiting.	★1
Bootup NumLock State	Select the keyboard NumLock state	★On, Off
CSM Support	Enable/Disable CSM support	★Disabled, Enabled
CSM Support[Enable]		
Network	Controls the execution of UEFI and Legacy Network OpROM	★UEFI, Do not launch, Legacy
Storage	Controls the execution of UEFI and Legacy Storage OpROM	★UEFI, Do not launch, Legacy
Video	Controls the execution of UEFI and Legacy Video OpROM	★UEFI, Do not launch, Legacy
Full Screen LOGO	Enables or disables Quiet Boot option and Full Screen LOGO.	★Disabled, Enabled
Post Report	Post Report Support Enabled/Disabled	★Disabled, Enabled
Summary Screen	Summary Screen Support Enabled/Disabled	★Disabled, Enabled
Boot mode select	Select boot mode LEGACY/UEFI	★UEFI ,Legacy
Boot Option #1~7	Sets the system boot order	★Hard Disk, NVME,UEFI AP, CD/DVD,SD,USB Device, Network, Disabled
UEFI Application Boot Priorities	Specifies the Boot Device Priority sequence from available UEFI Application	

Table 35BIOS Boot Description

## 6.18 Save & Exit




Figure 32 BIOS Save & Exit

Feature	Description	Options
Save Changes and Reset	Reset the system after saving the changes.	
Discard Changes and Reset	Reset system setup without saving any changes.	
Restore Defaults	Restore/Load Default values for all the setup options.	
UEFI: Built-in EFI Shell	Reset the system after saving the changes. (Boot option filter: UEFI only)	
Launch EFI Shell from filesystem device	Attempts to Launch EFI Shell application (Shell.efi) from one of the available filesystem devices.	



Table 36 BIOS Save & Exit Description

## 7 BIOS Update


### BIOS/EC DOS Update SOP process

Step 1. Create a DOS USB DOK (Caution : Must be FAT or FAT32 format).


Step 2. Unzip update file to the DOS USB DOK.




Step 3. Plug the DOS USB DOK to the target system and boot from the DOS USB DOK.



Step 4. Under the update file folder, type command : "update" and press enter.



Step 5. The update process will start and you can see the update progress. Once finished, please power off and restart the system.




<End of BIOS/EC DOS update process>


**BIOS/EC UEFI Update SOP process**

Step 1. Prepare a USB DOK (Caution : Must be FAT or FAT32 format).


Step 2. Unzip update file to the USB DOK.




Step 3. Select UEFI boot mode in the BIOS boot menu and save, then restart the system.




Step 4. Plug the USB DOK to the target system and boot from UEFI Shell.



Step 5. Under the UEFI shell, direct to your USB DOK, below example fs0 and type command : "update" and press enter.



Step 6. The update process will start and you can see the update progress. Once finished, please power off and restart the system.



<End of BIOS/EC UEFI update process>

## 8 PORTWELL Software Tool

### PORTWELL Evaluation Tool (PET)

The PORTWELL Evaluation Tool (PET) is an API which PORTWELL's customers can access the GPIO, I2C, SMBus, etc under Windows and Linux OS. For more information please contact PORTWELL.

### PORTWELL BIOS web Tool (PBT)

The PORTWELL BIOS web Tool (PBT) is a brand new on-line utility which innovated by PORTWELL. PBT now is available for PORTWELL's premiere customers who are able to [add customized BIOS logo](#) and [change BIOS default settings](#) on American Megatrends (AMI) BIOS. Please contact PORTWELL for more information.

### PORTWELL EC Auto Test Tool (PECAT)

The PORTWELL EC Auto Test Tool (PECAT) is a brand new utility which innovated by PORTWELL. PECAT now is available for PORTWELL's premiere customers, who are able to [Test Embedded Controller Function](#) in UEFI Mode. Please contact PORTWELL for more information.

## 9 Industry Specifications

The list below provides links to industry specifications that apply to PORTWELL modules.

Low Pin Count Interface Specification, Revision 1.0 (LPC) <http://www.intel.com/design/chipsets/industry/lpc.htm>

Universal Serial Bus (USB) Specification, Revision 2.0 <http://www.usb.org/home>

Serial ATA Specification, Revision 3.0 <http://www.serialata.org/>

PICMG® COM Express Module™ Base Specification <http://www.picmg.org/>

PCI Express Base Specification, Revision 2.0 <https://www.pcisig.com/specifications>

## 10 Quick Start Guide

The PCOM-B653VGL Quick Start Guide illustrates the Module and accessories assemble processes, and also guides users how to power on the product and enter BIOS menu. The contents include heat sink / cooler and Module introduction, assembling of heat sink / cooler and Carrier, and debug message.

## 10.1 PCOM-B653VGL Introduction

This section introduces the Top and Bottom side of PCOM-B653VGL.

### *Top side of PCOM-B653VGL*




Figure 33 PCOM-B653VGL - Top


*Bottom side of PCOM-B653VGL*

Figure 34 PCOM-B653VGL - Bottom

## 10.2 Cooler

The section introduces PCOM-B653VGL cooler.

### *Top view of PCOM-B653VGL cooler*




Figure 35 Cooler - Top

*Bottom view of PCOM-B653VGL cooler*




Figure 36 Cooler - Bottom

### 10.3 Accessory

This section presents PCOM-B653VGL cooler accessories.

1. Copper pillar M2.5 (Female) x5 pcs
2. Copper pillar M2.5 (Male) x5 pcs
3. Screws M2.5 x5 pcs



Figure 37M2.5 Female Copper pillar



Figure 38M2.5 Male Copper pillar M2.5



Figure 39M2.5 Screws

## 10.4 Assembly SOP

This section presents the step by step procedures for assembling PCOM-B653VGL, cooler and PCOM-C605 carrier.




Figure 40 Assembly

**Step 1**

Accessories required :

1. PCOM-C605
2. Copper pillar M2.5 (Female) x4 pcs
3. Copper pillar M2.5 (Male) x4 pcs

Screws the 4 pcs Copper pillar M2.5 (Female) and 4 pcs Copper pillar M2.5 (Female) on the compact size position of PCOM-C605.




Figure 41 Assembly Step 1

**Step 2**

Accessories required :

1. PCOM-B653VGL x1
2. DDR4 Memory x1
3. Screws x4 pcs
4. PCOM-C605 x1

Screwing the PCOM-B653VGL(with DDR4 Memory connected) on PCOM-C605 from Step1 with 4 male M2.5 copper pillar.




Figure 42 Assembly Step 2

## 10.5 Power ON

This section presents the required input voltage and how to power on PCOM-B653VGL.

The nominal DC input voltage is +12V, for powering on PCOM-B653VGL on PCOM-C605 Carrier with ATX power, make sure the PSON is low level, and connect the +12V cable to PCOM-C605 J21.

### ***Auto Power ON***

Every time PSU power on, PCOM-B653VGL will automatically boot.




Figure 43 PCOM-C605 +12V

**BIOS Menu**

After powering on, press Del on keyboard to enter BIOS menu, the BIOS version and EC version can be found.




Figure 44 BIOS Menu

## 10.6 Debug message

This section presents the POST code of PCOM-B653VGL, users can check the POST code for boot procedure diagnostic.




Figure 45 PCOM-B653VGL Header

PCOM-B653VGL POST code table can be found below for reference.

POST code	Description
0x10	PEI_CORE_STARTED
0x11	CPU Initialization

0x15	North Bridge Initialization
0x19	South Bridge Initialization
0x2B	Memory SPD
0x2C	MEMORY DETECT
0x2D	MEMORY TIMING
0x2E	MEMORY CONFIG
0x2F	MEMORY Initialization
0x31	MEMORY INSTALLED
0x32	CPU Initialization
0x33	CPU CACHE Initialization
0x34	CPU AP Initialization
0x35	CPU BSP Initialization
0x36	CPU SMM Initialization
0x37	MEMORY North Bridge Initialization
0x3B	MEMORY South Bridge Initialization
0x4F	DXE IPL
0x60	DXE CORE
0x61	DXE NVRAM
0x62	DXE South BridgeRUN
0x63	DXE CPU Initialization
0x68	DXE North Bridge HB Initialization
0x69	DXE North Bridge Initialization
0x6A	DXE North Bridge SMM Initialization
0x70	DXE South Bridge Initialization
0x71	DXE South Bridge SMM Initialization
0x72	DXE South Bridge DEVICES Initialization

0x78	DXE ACPI
0x79	DXE CSM
0x90	DXE BDS
0x91	DXE BDS CONNECT DRIVRES
0x92	DXE PCI BUS
0x93	DXE PCI BUS HPC
0x94	DXE PCI BUS ENUM
0x95	DXE PCI BUS REQUEST RESOURCES
0x96	DXE PCI BUS ASSIGN RESOURCES
0x97	DXE_CON_OUT_CONNECT
0x98	DXE_CON_IN_CONNECT
0x99	DXE_SIO_Initialization
0x9A	DXE_USouth Bridge_BEGIN
0x9B	DXE_USouth Bridge_RESET
0x9C	DXE_USouth Bridge_DETECT
0x9D	DXE_USouth Bridge_ENABLE
0xA0	DXE_IDE_BEGIN
0xA1	DXE_IDE_RESET
0xA2	DXE_IDE_DETECT
0xA3	DXE_IDE_ENABLE
0xA4	DXE_SCSI_BEGIN
0xA5	DXE_SCSI_RESET
0xA6	DXE_SCSI_DETECT
0xA7	DXE_SCSI_ENABLE
0xA8	DXE_SETUP_VERIFYING_PASSWORD
0xA9	DXE_SETUP_START

0xAB	DXE_SETUP_INPUT_WAIT
0xAD	DXE_READY_TO_BOOT
0xAE	DXE_LEGACY_BOOT
0xAF	DXE_EXIT_BOOT_SERVICES
0xB0	RT_SET_VIRTUAL_ADDRESS_MAP_BEGIN
0xB1	RT_SET_VIRTUAL_ADDRESS_MAP_END
0xB2	DXE_LEGACY_OPROM_Initialization
0xB3	DXE_RESET_SYSTEM
0xB4	DXE_USouth Bridge_HOTPLUG
0xB5	DXE_PCI_BUS_HOTPLUG
0xB6	DXE_NVRAM_CLEANUP
0xB7	DXE_CONFIGURATION_RESET
0xD0	DXE_CPU_ERROR
0xD1	DXE_North Bridge_ERROR
0xD2	DXE_South Bridge_ERROR,
0xD3	DXE_ARCH_PROTOCOL_NOT_AVAILABLE
0xD4	DXE_PCI_BUS_OUT_OF_RESOURCES
0xD5	DXE_LEGACY_OPROM_NO_SPACE
0xD6	DXE_NO_CON_OUT
0xD7	DXE_NO_CON_IN
0xD8	DXE_INVALID_PASSWORD
0xD9	DXE_BOOT_OPTION_LOAD_ERROR
0xDA	DXE_BOOT_OPTION_FAILED
0xDB	DXE_FLASH_UPDATE_FAILED
0xDC	DXE_RESET_NOT_AVAILABLE
0xE0	PEI_S3_STARTED

0xE1	PEI_S3_BOOT_SCRIPT
0xE2	PEI_S3_VIDEO_REPOST
0xE3	PEI_S3_OS_WAKE
0xF0	PEI_RECOVERY_AUTO
0xF1	PEI_RECOVERY_USER
0xF2	PEI_RECOVERY_STARTED
0xF3	PEI_RECOVERY_CAPSULE_FOUND
0xF4	PEI_RECOVERY_CAPSULE_LOADED
0xFF	Boot process not start

Table 37 PCOM-B653VGL Debug message